



AD7304/AD7305*

FEATURES

Four 8-Bit DACs in One Package +3 V, +5 V and ±5 V Operation Rail-to-Rail REF-Input to Voltage Output Swing 2.6 MHz Reference Multiplying Bandwidth Compact 1.1 mm Height TSSOP 16-/20-Lead Package Internal Power ON Reset SPI Serial Interface Compatible—AD7304 Fast Parallel Interface—AD7305 40 µA Power Shutdown

APPLICATIONS

Automotive Output Span Voltage Instrumentation, Digitally Controlled Calibration Pin-Compatible AD7226 Replacement when V_{DD} < 5.5 V

GENERAL DESCRIPTION


The AD7304/AD7305 are quad, 8-bit DACs that operate from a single +3 V to +5 V supply or ± 5 V supplies. The AD7304 has a serial interface, while the AD7305 has a parallel interface. Internal precision buffers swing rail-to-rail. The reference input range includes both supply rails allowing for positive or negative full-scale output voltages. O peration is guaranteed over the supply voltage range of +2.7 V to +5.5 V, consuming less than 9 mW from a +3 V supply.

The full-scale voltage output is determined by the external reference input voltage applied. The rail-to-rail V_{REF} input to DAC V_{OUT} allows for a full-scale voltage set equal the positive supply V_{DD} , the negative supply V_{SS} or any value in between.

The AD7304's doubled-buffered serial-data interface offers high speed, three-wire, SPI and microcontroller compatible inputs using data in (SDI), clock (CLK) and chip select (\overline{CS}) pins. Additionally, an internal power-on reset sets the output to zero scale.

The parallel input AD7305 uses a standard address decode along with the \overline{WR} control line to load data into the input registers. The double buffered architecture allows all four input registers to be preloaded with new values, followed by a \overline{LDAC} control strobe which copies all the new data into the DAC registers thereby updating the analog output values. When operating from less than +5.5 V, the AD7305 is pin-compatible with the popular industry standard AD7226.

FUNCTIONAL BLOCK DIAGRAMS



An internal power ON reset places both parts in the zero-scale state at turn ON . A 40 μ A power shutdown (SHDN) feature is activated on both parts by tristating the SDI/SHDN pin on the AD 7304, and tristating the AO/SHDN address pin on the AD 7305.

The AD7304/AD7305 are specified over the extended industrial (-40° C to $+85^{\circ}$ C), and the automotive (-40° C to $+125^{\circ}$ C) temperature ranges. AD7304s are available in 16-lead plastic DIP (N-16), and wide-body SOL-16 (R-16) packages. The parallel input AD7305 is available in the 20-lead plastic DIP (N-20), and the SOL-20 (R-20) surface mount package. For ultracompact applications the thin 1.1 mm TSSOP-16 (RU-16) package will be available for the AD7304, while the TSSOP-20 (RU-20) will house the AD7305.

*Protected under Patent Number 5684481.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD7304/AD7305- SPECIFICATIONS (@ V_{DD} = +3 V or +5 V, V_{SS} = 0 V; or V_{DD} = +5 V and V_{SS} = -5 V, V_{SS} = 0 V; or V_{DD} = +5 V and V_{SS} = -5 V, V_{SS} = 0 V; or V_{CS} = -5 V, V_{CS} = -5 V,

| Parameter | Symbol | Condition | 3V ± 10% | 5V ± 10% | ±5V ± 10% | Units |
|--|--|---|--|--|---|--|
| STATIC PERFORM ANCE Resolution ¹ Integral Nonlinearity ² Differential Nonlinearity Zero-Scale Error Full-Scale Voltage Error Full-Scale Tempco ³ | N INL DNL V _{ZSE} V _{FSE} TCV _{FS} | M onotonic, All C odes 0 to FF_H D ata = 00_H D ata = FF_H | 8 ±1 ±1 15 ±4 5 | 8 ±1 ±1 15 ±4 | 8 ±1 ±1 ±15 ±4 5 | Bits LSB max LSB max mV max LSB max ppm/°C typ ⁴ |
| REFERENCE INPUT V _{REFIN} Range Input Resistance (AD 7304) Input Resistance (AD 7305) Input Capacitance ³ | V _{REFIN} R _{REFIN} R _{REFIN} C _{REFIN} | Code = 55 _H All DACs at Code = 55 _H | V _{SS} /V _{DD} 28 7.5 5 | V _{SS} /V _{DD} 28 7.5 5 | V _{SS} /V _{DD} 28 7.5 | V min/max kΩ typ kΩ typ pF typ |
| ANALOG OUTPUTS Output Voltage Range Output Current Drive Shutdown Resistance Capacitive Load ³ | V _{OUT} I _{OUT} R _{OUT} C _L | Code = 80_H , $\Delta V_{OUT} < 1$ L SB DAC Outputs Placed in Shutdown State N o Oscillation | V _{SS} /V _{DD} ±3 120 200 | V _{SS} /V _{DD} ±3 120 200 | V _{SS} /V _{DD} ±3 120 200 | V min/max mA typ kΩ typ pF typ |
| LOGIC INPUTS Logic Input Low Voltage Logic Input High Voltage Input Leakage Current ⁵ Input Capacitance ³ | V _{IL} V _{IH} I _{IL} C _{IL} | | 0.6 2.1 ±10 8 | 0.8 2.4 ±10 8 | 0.8 2.4 ±10 8 | V min V max µA max pF max |
| AC CHARACTERISTICS ³ Output Slew Rate Reference M ultiplying T otal Harmonic D istortion Settling T ime ⁶ Shutdown Recovery T ime T ime to Shutdown DAC G litch D igital F eedthrough F eedthrough | SR BW THD t _S t _{SDR} t _{SDN} Q Q V _{OUT} N _{REF} | $\begin{split} &\text{C ode} = 00_{\text{H}} \text{ to FF}_{\text{H}} \text{ to } 00_{\text{H}} \\ &\text{Small Signal, V}_{\text{SS}} = -5 \text{ V} \\ &\text{V}_{\text{REF}} = 4 \text{ V p-p, V}_{\text{SS}} = -5 \text{ V, f} = 1 \text{ kH z} \\ &\text{T o } \pm 0.1\% \text{ of Full Scale} \\ &\text{T o } \pm 0.1\% \text{ of Full Scale} \end{split}$ $&\text{C ode} = 00_{\text{H}}, \text{V}_{\text{REF}} = 1 \text{ V p-p, f} = 100 \text{ kH z} \end{split}$ | 1/2.7 1.1/2 2 15 15 2 | 1/3.6 1.0/2 2 15 15 2 | 1/3.6 2.6 0.025 1.0/2 2 15 15 2 -65 | V/µs min/typ M H z typ % µs typ/max µs max µs typ nVs typ nVs typ dB |
| SUPPLY CHARACTERISTICS Positive Supply Current N egative Supply Current Power Dissipation Power Down Power Supply Sensitivity | I _{DD} I _{SS} P _{DISS} I _{DD_SD} PSS | $V_{LOGIC} = 0 \text{ V or } V_{DD}$, No Load $V_{SS} = -5 \text{ V}$ $V_{LOGIC} = 0 \text{ V or } V_{DD}$, No Load SDI/SHDN = Floating $\Delta V_{DD} = \pm 10\%$ | 6 15 40 0.004 | 6 30 40 0.004 | 6 6 60 40 0.004 | mA max mA max mW max μA typ %/% |

Specifications subject to change without notice.




Figure 1. AD7304/AD7305 Rail-to-Rail Reference Input to Output at 20 kHz

 $^{^{1}}$ One LSB = $V_{REF}/256$.

²T he first three codes (00_H, 01_H, 10_H) are excluded from the integral nonlinearity error measurement in single supply operation +3 V or +5 V.

³T hese parameters are guaranteed by design and not subject to production testing.

⁴T ypicals represent average readings measured at +25 °C.

⁵SDI/SHDN and A0/SHDN pins have 30 μA maximum I_{IL} input leakage current. ⁶T he settling time specification does not apply for negative going transitions within the last 3 LSBs of ground in single supply operation.

TIMING SPECIFICATIONS (@ V_{DD} = +3 V or +5 V, V_{SS} = 0 V; or V_{DD} = +5 V and V_{SS} = -5 V, $V_{SS} \le V_{REF} \le V_{DD}$, -40°C < T_A < +85°C/125°C, unless otherwise noted.)

| Parameter | Symbol | 3V ± 10% | 5 V ± 10% | ±5V ± 10% | Units |
|---------------------|-------------------------------|----------|-----------|-----------|--------|
| INTERFACE TIMING SI | PECIFICATIONS ^{1, 2} | | | | |
| AD 7304 Only | | | | | |
| Clock Width High | t _{CH} | 70 | 55 | 55 | ns min |
| Clock Width Low | t _{CL} | 70 | 55 | 55 | ns min |
| D ata Setup | t _{DS} | 50 | 40 | 40 | ns min |
| D ata H old | t _{DH} | 30 | 20 | 20 | ns min |
| Load Pulsewidth | t _{LDW} | 70 | 60 | 60 | ns min |
| L oad Setup | t _{LD1} | 40 | 30 | 30 | ns min |
| L oad H old | t _{LD2} | 40 | 30 | 30 | ns min |
| Clear Pulsewidth | t _{CLWR} | 60 | 60 | 60 | ns min |
| Select | t _{CSS} | 30 | 20 | 20 | ns min |
| D eselect | t _{CSH} | 60 | 40 | 40 | ns min |
| AD 7305 Only | | | | | |
| D ata Setup | t _{DS} | 60 | 40 | 40 | ns min |
| D ata H old | t _{DH} | 30 | 20 | 20 | ns min |
| Address Setup | t _{AS} | 60 | 40 | 40 | ns min |
| Address Hold | t _{AH} | 30 | 20 | 20 | ns min |
| W rite Width | t _{wr} | 60 | 50 | 50 | ns min |
| Load Pulsewidth | t _{LDW} | 60 | 50 | 50 | ns min |
| L oad Setup | t _{LS} | 60 | 40 | 40 | ns min |
| L oad H old | tLH | 30 | 20 | 20 | ns min |

NOTES

ABSOLUTE MAXIMUM RATINGS*

^{*}Stresses above those listed under Absolute M aximum R atings may cause permanent damage to the device. T his is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

| Model | Temperature | Package | Package |
|------------|--------------|----------------|---------|
| | Range | Description | Options |
| AD 7304BN | -40°C/+85°C | 16-L ead P-DIP | N -16 |
| AD 7304BR | -40°C/+85°C | 16-L ead SOIC | R-16 |
| AD 7304Y R | -40°C/+125°C | 16-L ead SOIC | R-16 |
| AD 7304BRU | -40°C/+85°C | TSSOP-16 | RU-16 |
| AD 7305BN | -40°C/+85°C | 20-L ead P-DIP | N-20 |
| AD 7305BR | -40°C/+85°C | 20-L ead SOIC | R-20 |
| AD 7305YR | -40°C/+125°C | 20-L ead SOIC | R-20 |
| AD 7305BRU | -40°C/+85°C | TSSOP-20 | RU-20 |

T he AD 7304/AD 7305 contains 2759 transistors. D ie size: 103 mil \times 102 mil, 10,506 sq mil.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7304/AD 7305 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 -3-

¹T hese parameters are guaranteed by design and not subject to production testing.

²All input control signals are specified with $t_R = t_F = 2$ ns (10% to 90% of V_{DD}) and timed from a voltage level of 1.6 V.




Figure 2. AD7304 Timing Diagram




Figure 3. AD7304 Timing Diagram

Table I. AD7304 Control Logic Truth Table

| CS | CLK | LDAC | CLR | Serial Shift Register Function | Input REG Function | DAC Register Function |
|------------|---------|------|-----|--------------------------------|---|--|
| Н | Х | Н | Н | N o Effect | N o Effect | N o Effect |
| L | <u></u> | Н | Н | Data Advanced 1 Bit | N o Effect | N o Effect |
| ^ + | L | Н | Н | N o Effect | U pdated with SR C ontents ² | N o Effect |
| Н | X | L | Н | N o Effect | Latched with SR Contents ² | All Input Register Contents Transferred ³ |
| Н | Х | Н | ↓- | N o Effect | Loaded with 00 _H | Loaded with 00 _H |
| Н | X | Н | ↑+ | N o Effect | Latched with 00 _H | Latched with 00 _H |

NOTES

Table II. AD7304 Serial Input Register Data Format, Data Is Loaded in the MSB-First Format

| | MSB B11 | B 10 | В9 | В8 | В7 | В6 | В5 | В4 | В3 | B2 | B1 | LSB B0 |
|---------|------------|------|----|----|----|----|----|----|----|----|----|-----------|
| AD 7304 | SAC | SDC | A1 | Α0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

If B11 (SAC), Shutdown All Channels, is set to logic LOW, all DACs are placed in a power shutdown mode, all output voltages become high resistance. If B10 (SDC), Shutdown Decoded Channel, is set to logic LOW, only the DAC decoded by address bits A1 and A0 is placed in the shutdown mode.

-4- REV. 0

 $^{^{1}}$ ↑+ positive logic transition; ↓- negative logic transition; X D on't C are.

 $^{^{2}}$ One Input Register receives the data bits D7-D0 decoded from the SR address bits (A1, A0); where REG A = (0, 0); B = (0, 1); C = (1, 0); D = (1, 1).

 $^{^3\}overline{LDAC}$ is a level-sensitive input.

| Table III | AD 7305 | Control I | oric . | Truth Table |
|-------------|---------|-----------|--------|-----------------|
| I able III. | AD /300 | COLLINE | -wac | i i utii i abie |

| $\overline{\overline{WR}}$ | A1 | A0 | LDAC | Input Register Function | DAC Register Function |
|----------------------------|----|----|------|------------------------------------|--|
| L | L | L | Н | REG A Loaded with DB0-DB7 | L atched with Previous Contents, No Change |
| ↑+ | L | L | Н | REG A Latched with DB0-DB7 | Latched with Previous Contents, No Change |
| L | L | Н | Н | REG B Loaded with DB0-DB7 | Latched with Previous Contents, No Change |
| ↑+ | L | Н | Н | REG B Latched with DB0-DB7 | Latched with Previous Contents, No Change |
| L | Н | L | Н | REG C Loaded with DB0-DB7 | Latched with Previous Contents, No Change |
| ↑+ | Н | L | Н | REG C Latched with DB0-DB7 | Latched with Previous Contents, No Change |
| L | Н | Н | Н | REG D Loaded with DB0-DB7 | Latched with Previous Contents, No Change |
| ↑+ | Н | Н | Н | REG D Latched with DB0-DB7 | Latched with Previous Contents, No Change |
| Н | Χ | Х | L | N o Effect | All Input Register Contents Loaded, Register Transparent |
| L | Χ | Χ | L | Input REG x Transparent to DB0-DB7 | Register Transparent |
| Н | Χ | Χ | ↑+ | No Effect | All Input Register Contents Latched |
| Н | Χ | Χ | Н | No Effect, Device Not Selected | No Effect, Device Not Selected |




Figure 4. AD7305 Timing Diagram





Figure 5. AD7305 Timing Diagram

PIN CONFIGURATIONS



REV. 0 -5-

 $^{^{1}}$ ↑+ positive logic transition; ↓- negative logic transition; X D on't Care. 2 LDAC is a level sensitive input.

AD7304 PIN FUNCTION DESCRIPTIONS

| Pin# | Name | Function | | | | | |
|------|-------------------------|--|--|--|--|--|--|
| 1 | V _{OUT} B | Channel B rail-to-rail buffered DAC voltage output. Full scale set by reference voltage applied to V _{REF} B pin. Output is open circuit when SHDN is enabled. | | | | | |
| 2 | $V_{OUT}A$ | Channel A rail-to-rail buffered DAC voltage output. Full scale set by reference voltage applied to V _{REF} A pin. Outpus s open circuit when SHDN is enabled. | | | | | |
| 3 | V_{SS} | N egative Power Supply Input. Specified range of operation 0 V to -5.5 V. | | | | | |
| 4 | $V_{REF}B$ | C hannel B Reference Input. Establishes $V_{OUT}B$ full-scale voltage. Specified range of operation $V_{SS} < V_{REF}B < V_{DD}$. | | | | | |
| 5 | $V_{REF}A$ | C hannel A Reference Input. Establishes $V_{OUT}B$ full-scale voltage. Specified range of operation $V_{SS} < V_{REF}A < V_{DD}$. | | | | | |
| 6 | GND | Common Analog and Digital Ground. | | | | | |
| 7 | LDAC | Load DAC register strobe, active low. Transfers all four Input Register data into their DAC registers. Asynchronous active low input. DAC Register is transparent when $\overline{\text{LDAC}} = 0$. See Control Logic Truth Table for operation. | | | | | |
| 8 | $\overline{\text{CLR}}$ | Clears all Input and DAC registers to the zero condition. Asynchronous active low input. The serial register is not effected. | | | | | |
| 9 | CS | Chip Select, Active Low Input. Disables shift register loading when high. Transfers Serial Input Register Data to the decoded Input Register when $\overline{\text{CS}}$ returns HIGH. Does not effect $\overline{\text{LDAC}}$ operation. | | | | | |
| 10 | CLK | Clock input, positive edge clocks data into shift register. D isabled by chip select $\overline{\mathrm{CS}}$. | | | | | |
| 11 | SDI/SHDN | Serial Data-Input loads directly into the shift register, M SB first. Hardware shutdown (SHDN) control input, active when pin is left floating by a three-state logic driver. Does not effect DAC register contents as long as power is present on V _{DD} . | | | | | |
| 12 | $V_{REF}D$ | Channel D Reference Input. Establishes $V_{OUT}B$ full-scale voltage. Specified range of operation $V_{SS} < V_{REF}D < V_{DD}$. | | | | | |
| 13 | $V_{REF}C$ | C hannel C Reference Input. Establishes $V_{OUT}B$ full-scale voltage. Specified range of operation $V_{SS} < V_{REF}C < V_{DD}$. | | | | | |
| 14 | V_{DD} | Positive power supply input. Specified range of operation +2.7 V to +5.5 V. | | | | | |
| 15 | $V_{OUT}D$ | Channel D rail-to-rail buffered DAC voltage output. Full-scale set by reference voltage applied to V _{REF} D pin. Output is open circuit when SHDN is enabled. | | | | | |
| 16 | $V_{OUT}C$ | Channel C rail-to-rail buffered DAC voltage output. Full-scale set by reference voltage applied to V _{REF} C pin. Output is open circuit when SHDN is enabled. | | | | | |

AD7305 PIN FUNCTION DESCRIPTIONS

| Pin# | Name | Function | | | | | | |
|------|--------------------|--|--|--|--|--|--|--|
| 1 | V _{OUT} B | Channel B rail-to-rail buffered DAC voltage output. Full scale set by reference voltage applied to V _{REF} B pin. Output is open circuit when SHDN is enabled. | | | | | | |
| 2 | V _{OUT} A | hannel A rail-to-rail buffered DAC voltage output. Full scale set by reference voltage applied to $V_{REF}A$ pin. Output open circuit when SHDN is enabled. | | | | | | |
| 3 | V _{SS} | N egative Power Supply Input. Specified range of operation 0 V to -5.5 V. | | | | | | |
| 4 | V _{REF} | Channel B Reference Input. Establishes V_{OUT} full-scale voltage. Specified range of operation $V_{SS} < V_{REF} < V_{DD}$. | | | | | | |
| 5 | GND | Common Analog and Digital Ground. | | | | | | |
| 6 | LDAC | Load DAC register strobe, active low. Transfers all four Input Register data into their DAC registers. Asynchronous active low input. DAC Register is transparent when $\overline{\text{LDAC}} = 0$. See Control Logic Truth Table for operation. | | | | | | |
| 7 | DB7 | M SB Digital Input Data Bit. | | | | | | |
| 8 | DB6 | Data Bit 6. | | | | | | |
| 9 | DB5 | Data Bit 5. | | | | | | |
| 10 | DB4 | Data Bit 4. | | | | | | |
| 11 | DB3 | Data Bit 3. | | | | | | |
| 12 | DB2 | Data Bit 2. | | | | | | |
| 13 | DB1 | Data Bit 1. | | | | | | |
| 14 | DB0 | LSB Digital Input Data Bit. | | | | | | |
| 15 | WR | Write data into Input Register control line, active low. See Control Logic Truth Table for operation. | | | | | | |
| 16 | A1 | Address Bit 1. | | | | | | |
| 17 | A 0/SH D N | Address Bit 0/H ardware shutdown (SHDN) control input, active when pin is left floating by a three-state logic driver. Does not effect DAC register contents as long as power is present on V _{DD} . | | | | | | |
| 18 | V _{DD} | Positive Power Supply Input. Specified range of operation +2.7 V to +5.5 V. | | | | | | |
| 19 | V _{OUT} D | Channel D rail-to-rail buffered DAC voltage output. Full scale set by reference voltage applied to V _{REF} D pin. Output is open circuit when SHDN is enabled. | | | | | | |
| 20 | V _{OUT} C | Channel C rail-to-rail buffered DAC voltage output. Full scale set by reference voltage applied to V REFC pin. Output is open circuit when SHDN is enabled. | | | | | | |

-6- REV. 0

Typical Performance Characteristics- AD7304/AD7305




Figure 6. I_{OUT}SINK vs. V_{OUT} Rail-to-Rail Performance




Figure 7. IOUTSOURCE vs. VOUT Rail-to-Rail Performance




Figure 8. INL vs. Code, All DAC Channels




Figure 9. INL vs. Reference Input Voltage




Figure 10. DNL vs. Code




Figure 11. Zero Scale Voltage vs. Temperature

REV. 0 -7-




Figure 12. Large-Signal Settling Time




Figure 13. Multiplying Mode Step Response and Output Slew Rate




Figure 14. Multiplying Mode Gain vs. Frequency




Figure 15. Time to Shutdown




Figure 16. Shutdown Recovery Time (Wakeup)




Figure 17. THD vs. Reference Input Amplitude

-8- REV. 0




Figure 18. THD vs. Frequency




Figure 19. Output Noise Voltage Density vs. Frequency




Figure 20. Digital Feedthrough




Figure 21. Midscale Transition Glitch




Figure 22. Crosstalk vs. Frequency




Figure 23. Power Supply Rejection vs. Frequency

REV. 0 -9-




Figure 24. Supply Current vs. Digital Input Voltage




Figure 25. Shutdown Supply Current vs. Digital Input Voltage (A0 Only)




Figure 26. Supply Current vs. Temperature




Figure 27. Shutdown Supply Current vs. Temperature




Figure 28. Normalized TUE Drift Accelerated by Burn-In Hours of Operation @ 150° C

-10- REV. 0

CIRCUIT OPERATION

The AD7304/AD7305 are a set of four-channel, 8-bit, voltage-output, digital-to-analog converters differing primarily in digital logic interface and number of reference inputs. Both parts share the same internal DAC design and true rail-to-rail output buffers. The AD7304 contains four independent multiplying reference inputs, while the AD7305 has one common reference input. The AD7304 uses a 3-wire SPI compatible serial data interface, while the AD7305 offers a 8-bit parallel data interface.

D/A Converter Section

Each part contains four voltage-switched R-2R ladder DACs. Figure A shows a typical equivalent DAC. These DACs are designed to operate both single-supply or dual supply, depending on whether the user supplies a negative voltage on the V_{SS} pin. In a single-supply application the V_{SS} is tied to ground. In either mode the DAC output voltage is determined by the V_{REF} input voltage and the digital data (D) loaded into the corresponding DAC register according to Equation 1.

$$V_{OUT} = V_{REF} \times D/256 \tag{1}$$

N ote that the output full-scale polarity is the same as the V_{REF} polarity for dc reference voltages.




Figure 29. Typical Equivalent DAC Channel

These DACs are also designed to accommodate ac reference input signals. As long as the ac signals are maintained between $V_{SS} < V_{REF} < V_{DD}$, the user can expect 50 kHz of full-power multiplying bandwidth performance. In order to use negative input reference voltages, the V_{SS} pin must be biased with a negative voltage of equal or greater magnitude than the reference voltage.

The reference inputs are code-dependent, exhibiting worst case minimum resistance values specified in the parametric specification table. The DAC outputs $V_{\text{OUT}}A$, B, C, D are each capable of driving 2 k Ω loads in parallel with up to 500 pF loads. Output source and sink current is shown in Figures 6 and 7. The output slew rate is nominally 3.6 V/µs while operating from ± 5 V supplies. The low output impedance of the buffers minimizes crosstalk between analog input channels. At 100 kHz, 65 dB of channel-to-channel isolation exists (Figure 22). Output voltage noise is plotted in Figure 19. In order to maintain good analog performance, power supply bypassing of 0.01 μF in parallel with 1 μF is recommended. The true rail-to-rail capability of the AD7304/AD7305 allows the user to connect the reference inputs

directly to the same supply as the V_{DD} or V_{SS} pin (Figure 30). Under these conditions clean power supply voltages (low ripple, avoid switching supplies) appropriate for the application should be used.




Figure 30. Equivalent DAC Amplifier Output Circuit

AD7304 SERIAL DATA INTERFACE

The AD7304 uses a 3-wire ($\overline{\text{CS}}$, SDI, CLK) SPI compatible serial data interface. New serial data is clocked into the serial input register in a 12-bit data-word format. MSB bits are loaded first. Table II defines the 12 data-word bits. Data is placed on the SDI/SHDN pin and clocked into the register on the positive clock edge of CLK subject to the data setup and data hold time requirements specified in the TIMING SPECIFICATIONS. Data can only be clocked in while the $\overline{\text{CS}}$ chip select pin is active low. Only the last 12-bits clocked into the serial register will be interrogated when the $\overline{\text{CS}}$ pin returns to the logic high state, extra data bits are ignored. Since most microcontrollers output serial data in 8-bit bytes, two right justified data bytes can be written to the AD7304. K eeping the $\overline{\text{CS}}$ line low between the first and second byte transfer will result in a successful serial register update.

Once the data is properly aligned in the shift register the positive edge of the \overline{CS} initiates either the transfer of new data to the target DAC register, determined by the decoding of address bits A1 and A0, or the shutdown features will be activated based on the SAC or SDC bits. When either SAC or SDC pins are set (Logic = 0) the loading of new data determined by Bits B9 to B0 are still loaded, but the results do not appear on the buffer outputs until the device is brought out of the shutdown state. The selected DAC output voltages become high impedance with a nominal resistance of 120 k Ω to ground, Figure 30. If both SAC and SDC pins are set, all channels are still placed in the shutdown mode. When the AD 7304 has been programmed into the power shutdown state, the present DAC register data is maintained as long as V_{DD} remains greater than 2.7 volts. The remaining characteristics of the software serial interface are defined by Tables I, II and Figure 3 timing diagram.

T wo additional pins \overline{CLR} and \overline{LDAC} on the AD7304 provide hardware control over the clear function and the DAC Register loading. If these functions are not needed the \overline{CLR} pin can be tied to logic high, and the \overline{LDAC} pin can be tied to logic low. The asynchronous input \overline{CLR} pin forces all input and DAC registers to the zero-code state. The asynchronous \overline{LDAC} pin can be strobed to active low when all DAC Registers need to be updated simultaneously from their respective Input Registers. The \overline{LDAC} pin places the DAC Register in a transparent mode while in the logic low state.

REV. 0 -11-




Figure 31. AD7304 Equivalent Logic Interface

AD 7304 Hardware Shutdown SHDN

If a three-state driver is used on the SDI/SHDN pin, the AD 7304 can be placed into a power shutdown mode when the SDI/SHDN pin is placed in a high impedance state. For proper operation no other termination voltages should be present on this pin. An internal window comparator will detect when the logic voltage on the SHDN pin is between 28% and 36% of $V_{\rm DD}.$ A high impedance internal bias generator provides this voltage on the SHDN pin. The four DAC output voltages become high impedance with a nominal resistance of 120 $k\Omega$ to ground. See Figure 30 for an equivalent circuit.

AD 7304/AD 7305 POWER ON RESET

When the V_{DD} power supply is turned on, an internal reset strobe forces all the Input and DAC registers to the zero-code state. The V_{DD} power supply should have a monotonically increasing ramp in order to have consistent results, especially in the region of $V_{DD}=1.5~V$ to 2.3~V. The V_{SS} supply has no effect on the power ON reset performance. The DAC register data will stay at zero until a valid serial register software load takes place. In the case of the double buffered AD 7305 the output DAC register can only be changed once the \overline{LDAC} strobe is initiated.

AD7305 PARALLEL DATA INTERFACE

The AD 7305 has an 8-bit parallel interface DB7 = MSB, DB0 = LSB. Two address Bits A1 and A0 are decoded when an active low write strobe is placed on the \overline{WR} pin, see Table III. The \overline{WR} is a level-sensitive input pin, therefore the data setup and data hold times defined in the TIMING SPECIFICATIONS need to be adhered to.

The $\overline{\text{LDAC}}$ pin provides the capability of simultaneously updating all DAC registers with new data from the Input Registers at




Figure 32. AD7305 Equivalent Logic Interface

the same time. This will result in the analog outputs all changing to their new values at the same time. The \overline{LDAC} pin is a level-sensitive input. If the simultaneous update feature is not required the \overline{LDAC} pin can be tied to logic low. When the \overline{LDAC} is tied to logic low, the DAC Registers become transparent and the Input Register data determines the DAC output voltage. See Figure 32 for an equivalent interface logic diagram.

AD 7226 Pin Compatibility

By tying the $\overline{\text{LDAC}}$ pin to ground, the AD 7305 has the same pin out and functionality as the AD 7226, with the exception of a lower power supply operating voltage.

AD 7305 Hardware Shutdown SHDN

If a three state driver is used on the A 0/SH D N pin, the A D 7305 can be placed into a power shutdown mode when the A 0/SH D N pin is placed in a high impedance state. For proper operation no other termination voltages should be present on this pin. An internal window comparator will detect when the logic voltage on the SH D N pin is between 28% and 36% of $V_{\rm DD}$. A high impedance internal bias generator provides this voltage on the SH D N pin. The four D AC output voltages become high impedance with a nominal resistance of 120 $k\Omega$ to ground.

ESD Protection Circuits

All logic input pins contain back-biased ESD protection Zeners connected to ground (GND). The V_{REF} pins also contain a back-biased ESD protection Zener connected to V_{DD} (see Figure 33).




Figure 33. Equivalent ESD Protection Circuits

-12- REV. 0

APPLICATIONS

The AD 7304/AD 7305 is inherently a 2-quadrant multiplying D/A converter. That is, it can easily be set up for unipolar output operation. The full-scale output polarity is the same as the reference input voltage polarity.

In some applications it may be necessary to generate the full 4-quadrant multiplying capability or a bipolar output swing. This is easily accomplished using an external true rail-to-rail op amp, such as the OP295. Connecting the external amplifier with two equal value resistors as shown in Figure 34 results in a full 4-quadrant multiplying circuit. In this circuit the amplifier provides a gain of two, which increases the output span magnitude to 10 volts. The transfer equation of this circuit shows that both negative and positive output voltages are created as the input data (D) is incremented from code zero ($V_{\rm OUT} = -5~\rm V$) to midscale ($V_{\rm OUT} = 0~\rm V$) to full scale ($V_{\rm OUT} = +5~\rm V$).

$$V_{OUT} = (D/128 - 1) \times V_{REF}$$
 (2)






Figure 34. Four-Quadrant Multiplying Application Circuit

REV. 0 -13-


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).






20-Lead SOIC



16-Lead TSSOP

(2.54) BSC

0.014 (0.356)



20-Lead Thin Surface Mount (TSSOP)

(RU-20)

20-Lead Plastic DIP

